
Semiconductor Group 3 - 5
Memory Organization
Table 3-1, Special Function Register (cont´d)
1) : Bit-addressable Special Function Register
Address Register Contents
after Reset
Address Register Contents
after Reset
C0
H
C1
H
C2
H
C3
H
C4
H
C5
H
C6
H
C7
H
IRCON0
1)
CCEN
CCL1
CCH1
CCL2
CCH2
CCL3
CCH3
00
H
00
H
00
H
00
H
00
H
00
H
00
H
00
H
E0
H
E1
H
E2
H
E3
H
E4
H
E5
H
E6
H
E7
H
ACC
1)
CTCON
CML3
CMH3
CML4
CMH4
CML5
CMH5
00
H
0X00 0000
B
00
H
00
H
00
H
00
H
00
H
00
H
C8
H
C9
H
CA
H
CB
H
CC
H
CD
H
CE
H
CF
H
T2CON
1)
CC4EN
CRCL
CRCH
TL2
TH2
CCL4
CCH4
00
H
00
H
00
H
00
H
00
H
00
H
00
H
00
H
E8
H
E9
H
EA
H
EB
H
EC
H
ED
H
EE
H
EF
H
P4
1)
MD0
MD1
MD2
MD3
MD4
MD5
ARCON
FF
H
XX
H
XX
H
XX
H
XX
H
XX
H
XX
H
0XXX XXXX
B
D0
H
D1
H
D2
H
D3
H
D4
H
D5
H
D6
H
D7
H
PSW
1)
IRCON1
CML0
CMH0
CML1
CMH1
CML2
CMH2
00
H
00
H
00
H
00
H
00
H
00
H
00
H
00
H
F0
F1
H
F2
H
F3
H
F4
H
F5
H
F6
H
F7
H
B
1)
–
CML6
CMH6
CML7
CMH7
CMEN
CMSEL
00
H
–
00
H
00
H
00
H
00
H
00
H
00
H
D8
H
D9
H
DA
H
DB
H
DC
H
DD
H
DE
H
DF
H
ADCON0
1)
ADDATH
ADDATL
P7
ADCON1
P8
CTRELL
CTRELH
00
H
00
H
00
H
XX
H
XXXX 0000
B
XX
H
00
H
00
H
F8
H
F9
H
FA
H
FB
H
FC
H
FD
H
FE
H
FF
H
P5
1)
–
P6
–
–
–
–
–
FF
H
–
FF
H
–
–
–
–
–
Kommentare zu diesen Handbüchern