
Semiconductor Group 3 - 1
Memory Organization
3 Memory Organization
According to the SAB 8051 architecture, the SAB 80C517A has separate address spaces for
program and data memory. Figure 3-1 illustrates the mapping of address spaces.
Figure 3-1
Memory Map
Kommentare zu diesen Handbüchern